Architectural Evaluation of a Programmable Accelerator for Baseband, Phy and Video Applications using High Level Synthesis – D
Author(s): Andy Fox, Tigran Sargsyan, and Steven Anderson
dvcon-proceedings.org
Single Source System to Register-Transfer Level Design Methodology Using High-Level Synthesis – DVCon Proceedings Archive
Author(s): Petri Solanti and Thomas Arndt
dvcon-proceedings.org
Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis – DVCon Proceedings Archive
dvcon-proceedings.org
Designing, Verifying and Building an Advanced L2 Cache Sub-System using SystemC – DVCon Proceedings Archive
Author(s): Thomas Tessier, Dr. Hai Lin, Daniel Ringoen, Eileen Hickey, and Steven Anderson
dvcon-proceedings.org